WHAT IS CLAIMED IS:

A method for predicting a result of a conditional branch instruction, comprising the 1. steps of:

determining if a specified condition register field is used to store a branch condition of the conditional branch instruction; and

providing a software branch prediction of the conditional branch instruction as a function of the determination if the specified condition register field is used to store the branch condition of the conditional branch instruction.

- 2. The method as recited in claim 1, wherein the software branch prediction predicts that the conditional branch instruction will be taken if the specified condition register field is used to store the branch condition of the conditional branch instruction.
- The method as recited in claim 2, wherein the software branch prediction predicts 3. that the conditional branch instruction will be not taken if the specified condition register field is not used to store the branch condition of the conditional branch instruction.

AT9-99-129 PATENT

(Cart

4. The method as recited in claim 1, wherein the software branch prediction predicts that the conditional branch instruction will be not taken if the specified condition register field is used to store the branch condition of the conditional branch instruction.

1 2

2

3

5. The method as recited in claim 4, wherein the software branch prediction predicts that the conditional branch instruction will be taken if the specified condition register field is not used to store the branch condition of the conditional branch instruction.

3

6. The method as recited in claim 1, wherein the specified condition register field is N, where N is an integer.

1

2

7. The method as recited in claim 6, wherein the specified condition register field is a multiple of N.

3

4

5

6

7

1

2

3

1

2

3

ALI	8.	A processor comprising:
-----	----	-------------------------

an instruction fetch unit for fetching a conditional branch instruction;

circuitry for determining if a specified condition register field is used to store a branch condition of the conditional branch instruction; and

circuitry for providing a software branch prediction of the conditional branch instruction as a function of the determination if the specified condition register field is used to store the branch condition of the conditional branch instruction.

- 9. The processor as recited in claim 8, wherein the software branch prediction predicts that the conditional branch instruction will be taken if the specified condition register field is used to store the branch condition of the conditional branch instruction.
- 10. The processor as recited in claim 9, wherein the software branch prediction predicts that the conditional branch instruction will be not taken if the specified condition register field is not used to store the branch condition of the conditional branch instruction.

PATENT AT9-99-129

	\prec
ď	ی∾
	/ . .
	Ar

1

2

3

1

2

The processor as recited in claim 8, wherein the software branch prediction 11. predicts that the conditional branch instruction will be not taken if the specified condition register field is used to store the branch condition of the conditional branch instruction.

12. The processor as recited in claim 11, wherein the software branch prediction predicts that the conditional branch instruction will be taken if the specified condition register field is not used to store the branch condition of the conditional branch instruction.

- 13. The processor as recited in claim 8, wherein the specified condition register field is N, where N is an integer.
- The processor as recited in claim 13, wherein the specified condition register field is 14. a multiple of N.

than the first than the first task that the first task than the first task that the first task than the first task that the first task than the first task that the first task than the first task that the first task than the first task than the first task than the first task than the first task that the first task than the first task that the fi 3 1 2

1

2

1

2

1

2

3

4

And And Con

A method for compiling a sequence of instructions to be executed in a processor, wherein the sequence of instructions include at least one branch instruction, the method comprising the steps of:

generating the branch instruction;

determining whether to predict the branch instruction to be taken or not taken; and storing a branch condition pertaining to the branch instruction in a condition register field specified as a function of the determined prediction.

16. The method as recited in claim 15, wherein the storing step further comprises the step of:

reordering instructions in the sequence of instructions neighboring the branch instruction so that the branch instruction is generated at a specified address.

- The method as recited in claim 16, wherein the specified address is a multiple of a 17. specified number N.
- 18. The method as recited in claim 15, wherein the storing step further comprises the step of:

generating an appropriate number of NOP instructions so that the branch instruction can be generated at a specified address.

-	
	1
	===
	۱,

•	
į	
	===
	2 12
-	n
į	1
3	
į	
	=
=	==
3	ı ii.
Transfer	Į.
Ĩ	1. II. II. II. II.

Cont 1
2

19.	The method as recited in claim 18, wherein the specified address is a multiple of a
specifi	ed number N.
20.	The method as recited in claim 15, wherein the storing step further comprises the
steps o	
	if the branch is predicted to be taken, determining if condition register field 4 is
availat	ole;
	if condition register field 4 is available, using the condition register field 4 to store
the bra	nch condition; and
	generating the conditional branch instruction so that a BI field uses condition register
field 4	
21.	The method as recited in claim 20, wherein the storing step further comprises the
steps o	f:
	if condition register field 4 is not available, determining if condition register field 8 is
availab	ole;
	if condition register field 8 is available, using the condition register field 8 to store
the bra	nch condition; and

AT9-99-129

8

1

2

3

4

1

2

3

4

5

1

2

3

4

5

27 Per

10
423 31 822
ţП
11.16
器
1.4.1
200
ļ.
14
The line
13

generating the condi	tional branch instruction so that the BI field uses condition
register field 8.	/

22. The method as regited in claim 20, wherein the storing step further comprises the steps of:

if condition register field 4 is not available, generating an appropriate number of NOP instructions so that the branch instruction can be generated at a specified address.

23. The method/as recited in claim 20, wherein the storing step further comprises the steps of:

if condition register field 4 is not available, reordering instructions in the sequence of instructions neighboring the branch instruction so that the branch instruction is generated at a specified address.

The method as recited in claim 21, wherein the storing step further comprises the 24. steps of:

if condition register field 8 is not available, using any available condition register bit to generate a branch condition and generating the branch instruction so that it uses the same condition register field;

AT9-99-129 PATENT

2

3

4

5

6

determining if the branch instruction is at an address that is a multiple of a specified number;

if the branch instruction is at the address that is the multiple of the specified number, generating the branch instruction;

if the branch instruction is not at the address that is the multiple of the specified number, determining if the branch instruction can be reordered with neighboring instructions so that the branch instruction can be placed at an address that is the multiple of the specified number; and

if the branch instruction can be reordered with neighboring instructions so that the branch instruction can be placed at the address that is the multiple of the specified number, reordering the neighboring instructions so that the branch instruction can be placed at the address that is the multiple of the specified number.

25. The method as recited in claim 24, wherein the storing step further comprises the steps of:

if the branch instruction cannot be reordered with neighboring instructions so that the branch instruction can be placed at the address that is the multiple of the specified number, generating an appropriate number of NOP instructions so that the branch instruction can be generated at the address that is the multiple of the specified number.

£.
. =
٦.
Half Mr. B. H. H.
E
10
12
===
ſΠ
15
3
===
2 ==
ķ±
14

3

4

5

6

7

8

1

2

3

4

5

6

7

8

9

10

26.	The method as recited i	claim 1	5, wherein	the storing s	step further	comprises	the
steps	of:						

if the branch is predicted to be not taken, determining if any of condition register fields 1, 2, 3, 5, 6, 7 is available;

if any of condition register fields 1, 2, 3, 5, 6, 7 is available, using one of the condition register fields/1, 2, 3, 5, 6, 7 to store the branch condition; and

generating the conditional branch instruction so that a BI field uses one of the condition register fields 1, 2, 3, 5, 6, 7.

27. The method as recited in claim 26, wherein the storing step further comprises the steps of:

determining if the branch instruction is at an address that is not a multiple of a specified number,

if the branch instruction is at the address that is not the multiple of the specified number, generating the branch instruction;

if the branch instruction is not at the address that is not the multiple of the specified number, determining if the branch instruction can be reordered with neighboring instructions so that the branch instruction can be placed at an address that is not the multiple of the specified number, and

AT9-99-129 **PATENT**

12

13

14

1

2

3 5

the transport of the tr 6

if the branch instruction can be reordered with neighboring instructions so that the branch instruction can be placed at the address that is not the multiple of the specified number, reordering the neighboring instructions so that the branch instruction can be placed at the address that is not the multiple of the specified number.

28. The method as recited in daim 27, wherein the storing step further comprises the steps of:

if the branch instruction cannot be reordered with neighboring instructions so that the branch instruction can be placed at the address that is not the multiple of the specified number, generating an appropriate number of NOP instructions so that the branch instruction can be generated at the address that is not the multiple of the specified number. AT9-99-129 **PATENT**

t	d d	V

1

2

3

4

5

6

7

8

9

10

14

15

1

2

3

4

end of more than the second of 11 12 13 29. A data processing system, comprising: a processor;

a memory unit operable for storing a compiler program operable for compiling a sequence of instructions to be executed in the processor, wherein the sequence of instructions include at least one branch instruction;

an input mechanism:

an output mechanism; and

a bus system coupling the processor to the memory unit, input mechanism, and output mechanism, wherein the compiler program is operable for performing the following program steps:

generating the branch instruction;

determining whether to predict the branch instruction to be taken or not

taken; and

storing a branch condition pertaining to the branch instruction in a condition register field specified as a function of the determined prediction.

30. The data processing system as recited in claim 29, wherein the storing program step further comprises the program step of:

reordering instructions in the sequence of instructions neighboring the branch instruction so that the branch instruction is generated at a specified address.

8

1

2

3

4

5

6

7

8

1

2

3

4

5

6

ij
13
LT
123
E2 E2
19
22 EE
ţ:
13
5
[]
== ===
2 12
ļš
Ļij
Hang, spans Hand, Hills
44

31.	The data processing	g system as	s recited in	claim 29,	wherein	the storing	program	step
further	comprises the progr	am step of	f:					

generating an appropriate number of NOP instructions so that the branch instruction can be generated at a specified address.

32. The data processing system as recited in claim 29, wherein the storing program step further comprises the program steps of:

if the branch is predicted to be taken, determining if condition register field 4 is available;

if condition register field 4 is available, using the condition register field 4 to store the branch condition; and

generating the conditional branch instruction so that a BI field uses condition register field 4.

33. The data processing system as recited in claim 32, wherein the storing program step further comprises the program steps of:

if condition register field 4 is not available, determining if condition register field 8 is available;

if condition register field 8 is available, using the condition register field 8 to store the branch condition; and

2

3

4

1

2

3

4

5

1

2

3

4

5

AT9-99-129

.2 2	
Į.,	
7, 2	
3.75	
£:	
22 22	
2.0	
that at a man at that at their	
C.	
==	
£ 55	
4:	
1,2	
3 ==	
#	
4 =	
200	
ļ4	
2 22	

generating the condi-	ional branch instruction so that	the BI	field uses	condition
register field 8.		•		

The data processing system as recited in claim 33, wherein the storing program step 34. further comprises the program steps of:

if condition register field 8 is not available, generating an appropriate number of NOP instructions so that the branch instruction can be generated at a specified address.

35. The data processing system as recited in claim 33, wherein the storing program step further comprises the program steps of:

if condition/register field 8 is not available, reordering instructions in the sequence of instructions neighboring the branch instruction so that the branch instruction is generated at a specified address.

36. The data processing system as recited in claim 33, wherein the storing program step further comprises the program steps of:

if condition register field 8 is not available, using any available condition register bit to generate a branch condition and generating the branch instruction so that it uses the same condition register field;

AT9-99-129 PATENT

Cont

Haller of the second of the se

determining if the branch instruction is at an address that is a multiple of a specified number;

if the branch instruction is at the address that is the multiple of the specified number, generating the branch instruction;

if the branch instruction is not at the address that is the multiple of the specified number, determining if the branch instruction can be reordered with neighboring instructions so that the branch instruction can be placed at an address that is the multiple of the specified number;

if the branch instruction can be reordered with neighboring instructions so that the branch instruction can be placed at the address that is the multiple of the specified number, reordering the neighboring instructions so that the branch instruction can be placed at the address that is the multiple of the specified number, and

if the branch instruction cannot be reordered with neighboring instructions so that the branch instruction can be placed at the address that is the multiple of the specified number, generating an appropriate number of NOP instructions so that the branch instruction can be generated at the address that is the multiple of the specified number.

3

4

5

6

7

7

8

9

10

		1
37.	The data pr	ocessing system as recited in claim 29, wherein the storing program step
		he program steps of:
i	f the branc	h is predicted to be not taken, determining if any of condition register
fields 1,	2, 3, 5, 6,	7 is available;

if any of condition register fields 1, 2, 3, 5, 6, 7 is available, using one of the condition register fields 1, 2, 3, 5, 6, 7 to store the branch condition; and

generating the conditional branch instruction so that a BI field uses the one of the condition register fields 1, 2, 3, 5, 6, 7.

38. The data processing system as recited in claim 37, wherein the storing program step further comprises the program steps of:

determining if the branch instruction is at an address that is not a multiple of a specified number,

if the branch instruction is at the address that is not the multiple of the specified number, generating the branch instruction;

if the branch instruction is not at the address that is not the multiple of the specified number, determining if the branch instruction can be reordered with neighboring instructions so that the Granch instruction can be placed at an address that is not the multiple of the specified number;

AT9-99-129

12

13

14

15

 if the branch instruction can be reordered with neighboring instructions so that the branch instruction can be placed at the address that is not the multiple of the specified number, reordering the neighboring instructions so that the branch instruction can be placed at the address that is not the multiple of the specified number; and

if the branch instruction cannot be reordered with neighboring instructions so that the branch instruction can be placed at the address that is not the multiple of the specified number, generating an appropriate number of NOP instructions so that the branch instruction can be generated at the address that is not the multiple of the specified number.

Contraction of the contraction o	1
V \ \ \	2
	3

5

6

1

2

39. A data processing system for predicting whether a conditional branch instruction will be taken or not taken, the data processing system comprising the program steps of:

determining if the conditional branch instruction if positioned at a specified address in a sequence of instructions being executed; and

predicting whether the conditional branch instruction will be taken or not taken as a function of the position of the specified address.

40. The data processing system as recited in claim 30, wherein the predicting program step will predict taken if the specified address is a multiple of specified number N.